ЛР8. Обновление имени готового модуля

This commit is contained in:
Andrei Solodovnikov
2024-11-23 17:18:11 +03:00
parent 001fe2d91e
commit f6815409e2

View File

@@ -8,7 +8,7 @@
See https://github.com/MPSU/APS/blob/master/LICENSE file for licensing details. See https://github.com/MPSU/APS/blob/master/LICENSE file for licensing details.
* ------------------------------------------------------------------------------ * ------------------------------------------------------------------------------
*/ */
module riscv_lsu( module lsu(
input logic clk_i, input logic clk_i,
input logic rst_i, input logic rst_i,
input logic core_req_i, input logic core_req_i,