Initial commit
BIN
.pic/Basic Verilog structures/concatenation/fig_01.drawio.png
Normal file
After Width: | Height: | Size: 22 KiB |
BIN
.pic/Basic Verilog structures/concatenation/fig_02.drawio.png
Normal file
After Width: | Height: | Size: 60 KiB |
BIN
.pic/Basic Verilog structures/concatenation/fig_03.drawio.png
Normal file
After Width: | Height: | Size: 37 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_01.drawio.png
Normal file
After Width: | Height: | Size: 23 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_02.drawio.png
Normal file
After Width: | Height: | Size: 34 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_03.drawio.png
Normal file
After Width: | Height: | Size: 68 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_04.drawio.png
Normal file
After Width: | Height: | Size: 80 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_05.drawio.png
Normal file
After Width: | Height: | Size: 90 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_06.drawio.png
Normal file
After Width: | Height: | Size: 99 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_07.drawio.png
Normal file
After Width: | Height: | Size: 118 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_08.drawio.png
Normal file
After Width: | Height: | Size: 150 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_09.drawio.png
Normal file
After Width: | Height: | Size: 175 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_00.jpg
Normal file
After Width: | Height: | Size: 48 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_01.drawio.png
Normal file
After Width: | Height: | Size: 2.5 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_02.drawio.png
Normal file
After Width: | Height: | Size: 3.5 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_03.drawio.png
Normal file
After Width: | Height: | Size: 6.9 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_04.drawio.png
Normal file
After Width: | Height: | Size: 7.4 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_05.drawio.png
Normal file
After Width: | Height: | Size: 7.4 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_06.drawio.png
Normal file
After Width: | Height: | Size: 9.1 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_07.drawio.png
Normal file
After Width: | Height: | Size: 12 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_08.drawio.png
Normal file
After Width: | Height: | Size: 14 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_09.drawio.png
Normal file
After Width: | Height: | Size: 14 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_10.drawio.png
Normal file
After Width: | Height: | Size: 33 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_01.drawio.png
Normal file
After Width: | Height: | Size: 29 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_02.drawio.png
Normal file
After Width: | Height: | Size: 10 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_03.drawio.png
Normal file
After Width: | Height: | Size: 20 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_04.drawio.png
Normal file
After Width: | Height: | Size: 40 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_05.drawio.png
Normal file
After Width: | Height: | Size: 43 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_06.png
Normal file
After Width: | Height: | Size: 42 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_07.png
Normal file
After Width: | Height: | Size: 8.3 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_01.drawio.png
Normal file
After Width: | Height: | Size: 8.0 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_02.drawio.png
Normal file
After Width: | Height: | Size: 9.9 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_03.drawio.png
Normal file
After Width: | Height: | Size: 20 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_04.drawio.png
Normal file
After Width: | Height: | Size: 21 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_05.drawio.png
Normal file
After Width: | Height: | Size: 32 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_06.drawio.png
Normal file
After Width: | Height: | Size: 31 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_07.drawio.png
Normal file
After Width: | Height: | Size: 33 KiB |
BIN
.pic/Basic Verilog structures/testbench/tb_1.png
Normal file
After Width: | Height: | Size: 64 KiB |
BIN
.pic/Basic Verilog structures/testbench/tb_2.png
Normal file
After Width: | Height: | Size: 42 KiB |
BIN
.pic/Basic Verilog structures/testbench/tb_3.png
Normal file
After Width: | Height: | Size: 124 KiB |
BIN
.pic/Basic Verilog structures/testbench/tb_4.png
Normal file
After Width: | Height: | Size: 100 KiB |
BIN
.pic/Basic Verilog structures/verilog syntax/file_structure.png
Normal file
After Width: | Height: | Size: 66 KiB |
BIN
.pic/Basic Verilog structures/verilog syntax/nets_variables.png
Normal file
After Width: | Height: | Size: 2.2 KiB |
BIN
.pic/Basic Verilog structures/verilog syntax/tri_state.png
Normal file
After Width: | Height: | Size: 20 KiB |
BIN
.pic/Introduction/About FPGA/EP2.jpg
Normal file
After Width: | Height: | Size: 50 KiB |
BIN
.pic/Introduction/About FPGA/TinyFPGA.jpg
Normal file
After Width: | Height: | Size: 75 KiB |
BIN
.pic/Introduction/About FPGA/beatles.jpg
Normal file
After Width: | Height: | Size: 98 KiB |
BIN
.pic/Introduction/About FPGA/cyclone4.jpg
Normal file
After Width: | Height: | Size: 105 KiB |
BIN
.pic/Introduction/About FPGA/ice.jpg
Normal file
After Width: | Height: | Size: 93 KiB |
After Width: | Height: | Size: 25 KiB |
BIN
.pic/Introduction/How FPGA works/FPGA_ang_gate.png
Normal file
After Width: | Height: | Size: 5.4 KiB |
BIN
.pic/Introduction/How FPGA works/FPGA_d_flip_flop.png
Normal file
After Width: | Height: | Size: 15 KiB |
BIN
.pic/Introduction/How FPGA works/FPGA_logic_cell.png
Normal file
After Width: | Height: | Size: 34 KiB |
BIN
.pic/Introduction/How FPGA works/FPGA_lut_scheme.drawio.png
Normal file
After Width: | Height: | Size: 12 KiB |
After Width: | Height: | Size: 44 KiB |
After Width: | Height: | Size: 53 KiB |
After Width: | Height: | Size: 52 KiB |
BIN
.pic/Introduction/How FPGA works/FPGA_mux_symbol.png
Normal file
After Width: | Height: | Size: 5.0 KiB |
BIN
.pic/Introduction/How FPGA works/FPGA_not_gate.png
Normal file
After Width: | Height: | Size: 4.9 KiB |
BIN
.pic/Introduction/How FPGA works/FPGA_or_gate.png
Normal file
After Width: | Height: | Size: 6.4 KiB |
BIN
.pic/Introduction/How FPGA works/FPGA_or_gate_tree.drawio.png
Normal file
After Width: | Height: | Size: 14 KiB |
BIN
.pic/Introduction/How FPGA works/FPGA_xor_gate.png
Normal file
After Width: | Height: | Size: 6.6 KiB |
BIN
.pic/Introduction/What is HDL/4004_arch.png
Normal file
After Width: | Height: | Size: 448 KiB |
BIN
.pic/Introduction/What is HDL/aes_enc_sml.png
Normal file
After Width: | Height: | Size: 16 KiB |
BIN
.pic/Introduction/What is HDL/ancient_city.png
Normal file
After Width: | Height: | Size: 142 KiB |
BIN
.pic/Introduction/What is HDL/i4004.gif
Normal file
After Width: | Height: | Size: 362 KiB |
BIN
.pic/Labs/board files/Program_Device1.png
Normal file
After Width: | Height: | Size: 69 KiB |
BIN
.pic/Labs/board files/Program_Device2.png
Normal file
After Width: | Height: | Size: 50 KiB |
BIN
.pic/Labs/board files/alu_9.png
Normal file
After Width: | Height: | Size: 499 KiB |
BIN
.pic/Labs/board files/nexys_adder1.png
Normal file
After Width: | Height: | Size: 559 KiB |
BIN
.pic/Labs/board files/nexys_adder2.png
Normal file
After Width: | Height: | Size: 12 MiB |
BIN
.pic/Labs/board files/nexys_alu.png
Normal file
After Width: | Height: | Size: 1.0 MiB |
BIN
.pic/Labs/board files/nexys_cobra.jpg
Normal file
After Width: | Height: | Size: 330 KiB |
BIN
.pic/Labs/board files/nexys_rf1.jpg
Normal file
After Width: | Height: | Size: 276 KiB |
BIN
.pic/Labs/board files/nexys_rf2.jpg
Normal file
After Width: | Height: | Size: 532 KiB |
BIN
.pic/Labs/board files/nexys_rf3.jpg
Normal file
After Width: | Height: | Size: 144 KiB |
BIN
.pic/Labs/board files/nexys_rf4.jpg
Normal file
After Width: | Height: | Size: 107 KiB |
BIN
.pic/Labs/board files/nexys_rf5.jpg
Normal file
After Width: | Height: | Size: 519 KiB |
BIN
.pic/Labs/l1.png
Normal file
After Width: | Height: | Size: 17 KiB |
BIN
.pic/Labs/l10.png
Normal file
After Width: | Height: | Size: 351 KiB |
BIN
.pic/Labs/l2.png
Normal file
After Width: | Height: | Size: 26 KiB |
BIN
.pic/Labs/l3.png
Normal file
After Width: | Height: | Size: 76 KiB |
BIN
.pic/Labs/l4.png
Normal file
After Width: | Height: | Size: 147 KiB |
BIN
.pic/Labs/l5.png
Normal file
After Width: | Height: | Size: 95 KiB |
BIN
.pic/Labs/l6.png
Normal file
After Width: | Height: | Size: 147 KiB |
BIN
.pic/Labs/l7.png
Normal file
After Width: | Height: | Size: 148 KiB |
BIN
.pic/Labs/l8.png
Normal file
After Width: | Height: | Size: 239 KiB |
BIN
.pic/Labs/l9.png
Normal file
After Width: | Height: | Size: 267 KiB |
BIN
.pic/Labs/lab_01_adder/column_add_bin.drawio.png
Normal file
After Width: | Height: | Size: 6.3 KiB |
BIN
.pic/Labs/lab_01_adder/column_add_bin_transparent.drawio.png
Normal file
After Width: | Height: | Size: 6.6 KiB |
BIN
.pic/Labs/lab_01_adder/column_add_dec.drawio.png
Normal file
After Width: | Height: | Size: 6.6 KiB |
BIN
.pic/Labs/lab_01_adder/column_add_dec_transparent.drawio.png
Normal file
After Width: | Height: | Size: 6.7 KiB |
BIN
.pic/Labs/lab_01_adder/fig_01.drawio.png
Normal file
After Width: | Height: | Size: 27 KiB |
BIN
.pic/Labs/lab_01_adder/fig_01_transparent.drawio.png
Normal file
After Width: | Height: | Size: 28 KiB |
BIN
.pic/Labs/lab_01_adder/fig_02.drawio.png
Normal file
After Width: | Height: | Size: 68 KiB |
BIN
.pic/Labs/lab_01_adder/fig_02_transparent.drawio.png
Normal file
After Width: | Height: | Size: 71 KiB |
BIN
.pic/Labs/lab_01_adder/fig_03.png
Normal file
After Width: | Height: | Size: 18 KiB |
BIN
.pic/Labs/lab_01_adder/fig_04.png
Normal file
After Width: | Height: | Size: 6.0 KiB |
BIN
.pic/Labs/lab_01_adder/fig_05.drawio.png
Normal file
After Width: | Height: | Size: 51 KiB |
BIN
.pic/Labs/lab_01_adder/fig_05_transparent.drawio.png
Normal file
After Width: | Height: | Size: 51 KiB |