Initial commit
BIN
.pic/Basic Verilog structures/modules/fig_00.jpg
Normal file
After Width: | Height: | Size: 48 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_01.drawio.png
Normal file
After Width: | Height: | Size: 2.5 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_02.drawio.png
Normal file
After Width: | Height: | Size: 3.5 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_03.drawio.png
Normal file
After Width: | Height: | Size: 6.9 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_04.drawio.png
Normal file
After Width: | Height: | Size: 7.4 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_05.drawio.png
Normal file
After Width: | Height: | Size: 7.4 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_06.drawio.png
Normal file
After Width: | Height: | Size: 9.1 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_07.drawio.png
Normal file
After Width: | Height: | Size: 12 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_08.drawio.png
Normal file
After Width: | Height: | Size: 14 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_09.drawio.png
Normal file
After Width: | Height: | Size: 14 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_10.drawio.png
Normal file
After Width: | Height: | Size: 33 KiB |