Initial commit
Andrei Solodovnikov
BIN
.pic/Basic Verilog structures/concatenation/fig_01.drawio.png
Normal file
|
After Width: | Height: | Size: 22 KiB |
BIN
.pic/Basic Verilog structures/concatenation/fig_02.drawio.png
Normal file
|
After Width: | Height: | Size: 60 KiB |
BIN
.pic/Basic Verilog structures/concatenation/fig_03.drawio.png
Normal file
|
After Width: | Height: | Size: 37 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_01.drawio.png
Normal file
|
After Width: | Height: | Size: 23 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_02.drawio.png
Normal file
|
After Width: | Height: | Size: 34 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_03.drawio.png
Normal file
|
After Width: | Height: | Size: 68 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_04.drawio.png
Normal file
|
After Width: | Height: | Size: 80 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_05.drawio.png
Normal file
|
After Width: | Height: | Size: 90 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_06.drawio.png
Normal file
|
After Width: | Height: | Size: 99 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_07.drawio.png
Normal file
|
After Width: | Height: | Size: 118 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_08.drawio.png
Normal file
|
After Width: | Height: | Size: 150 KiB |
BIN
.pic/Basic Verilog structures/controllers/fig_09.drawio.png
Normal file
|
After Width: | Height: | Size: 175 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_00.jpg
Normal file
|
After Width: | Height: | Size: 48 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_01.drawio.png
Normal file
|
After Width: | Height: | Size: 2.5 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_02.drawio.png
Normal file
|
After Width: | Height: | Size: 3.5 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_03.drawio.png
Normal file
|
After Width: | Height: | Size: 6.9 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_04.drawio.png
Normal file
|
After Width: | Height: | Size: 7.4 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_05.drawio.png
Normal file
|
After Width: | Height: | Size: 7.4 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_06.drawio.png
Normal file
|
After Width: | Height: | Size: 9.1 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_07.drawio.png
Normal file
|
After Width: | Height: | Size: 12 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_08.drawio.png
Normal file
|
After Width: | Height: | Size: 14 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_09.drawio.png
Normal file
|
After Width: | Height: | Size: 14 KiB |
BIN
.pic/Basic Verilog structures/modules/fig_10.drawio.png
Normal file
|
After Width: | Height: | Size: 33 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_01.drawio.png
Normal file
|
After Width: | Height: | Size: 29 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_02.drawio.png
Normal file
|
After Width: | Height: | Size: 10 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_03.drawio.png
Normal file
|
After Width: | Height: | Size: 20 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_04.drawio.png
Normal file
|
After Width: | Height: | Size: 40 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_05.drawio.png
Normal file
|
After Width: | Height: | Size: 43 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_06.png
Normal file
|
After Width: | Height: | Size: 42 KiB |
BIN
.pic/Basic Verilog structures/multiplexors/fig_07.png
Normal file
|
After Width: | Height: | Size: 8.3 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_01.drawio.png
Normal file
|
After Width: | Height: | Size: 8.0 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_02.drawio.png
Normal file
|
After Width: | Height: | Size: 9.9 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_03.drawio.png
Normal file
|
After Width: | Height: | Size: 20 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_04.drawio.png
Normal file
|
After Width: | Height: | Size: 21 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_05.drawio.png
Normal file
|
After Width: | Height: | Size: 32 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_06.drawio.png
Normal file
|
After Width: | Height: | Size: 31 KiB |
BIN
.pic/Basic Verilog structures/registers/fig_07.drawio.png
Normal file
|
After Width: | Height: | Size: 33 KiB |
BIN
.pic/Basic Verilog structures/testbench/tb_1.png
Normal file
|
After Width: | Height: | Size: 64 KiB |
BIN
.pic/Basic Verilog structures/testbench/tb_2.png
Normal file
|
After Width: | Height: | Size: 42 KiB |
BIN
.pic/Basic Verilog structures/testbench/tb_3.png
Normal file
|
After Width: | Height: | Size: 124 KiB |
BIN
.pic/Basic Verilog structures/testbench/tb_4.png
Normal file
|
After Width: | Height: | Size: 100 KiB |
BIN
.pic/Basic Verilog structures/verilog syntax/file_structure.png
Normal file
|
After Width: | Height: | Size: 66 KiB |
BIN
.pic/Basic Verilog structures/verilog syntax/nets_variables.png
Normal file
|
After Width: | Height: | Size: 2.2 KiB |
BIN
.pic/Basic Verilog structures/verilog syntax/tri_state.png
Normal file
|
After Width: | Height: | Size: 20 KiB |