MPSU/APS
1
0
Fork 0
mirror of https://github.com/MPSU/APS.git synced 2025-09-15 17:20:10 +00:00
Code Issues Packages Projects Releases Wiki Activity

Добавление кредитов к авторам тб

Browse Source
This commit is contained in:
Andrei Solodovnikov
2024-02-04 11:13:09 +03:00
parent 45585ff9c4
commit a5715486c2
5 changed files with 55 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
Labs/12. Daisy chain/tb_daisy_chain.sv
View File

@@ -1,3 +1,14 @@
//////////////////////////////////////////////////////////////////////////////////
// Company: MIET
// Engineer: Solodovnikov Andrei
// Module Name: tb_daisy_chain
// Project Name: RISCV_practicum
// Target Devices: Nexys A7-100T
// Description: tb for daisy chain
//
//////////////////////////////////////////////////////////////////////////////////
module tb_daisy_chain();
logic clk_i, rst_i, ready_i, irq_ret_i;

11
Labs/15. Programming device/tb_bluster.sv
View File

@@ -1,3 +1,14 @@
//////////////////////////////////////////////////////////////////////////////////
// Company: MIET
// Engineer: Solodovnikov Andrei
// Module Name: tb_blaster
// Project Name: RISCV_practicum
// Target Devices: Nexys A7-100T
// Description: tb for programming device
//
//////////////////////////////////////////////////////////////////////////////////
module tb_blaster();
logic clk_i;

11
Labs/15. Programming device/tb_top_asic.sv
View File

@@ -1,3 +1,14 @@
//////////////////////////////////////////////////////////////////////////////////
// Company: MIET
// Engineer: Solodovnikov Andrei
// Module Name: tb_top_asic
// Project Name: RISCV_practicum
// Target Devices: Nexys A7-100T
// Description: tb for top level entity
//
//////////////////////////////////////////////////////////////////////////////////
module tb_top_asic();
logic clk10mhz_i;

11
Labs/16. Coremark/tb_coremark.sv
View File

@@ -1,3 +1,14 @@
//////////////////////////////////////////////////////////////////////////////////
// Company: MIET
// Engineer: Solodovnikov Andrei
// Module Name: tb_coremark
// Project Name: RISCV_practicum
// Target Devices: Nexys A7-100T
// Description: tb for running Coremark
//
//////////////////////////////////////////////////////////////////////////////////
module tb_coremark();
logic clk10mhz_i;

11
Labs/16. Coremark/tb_timer.sv
View File

@@ -1,3 +1,14 @@
//////////////////////////////////////////////////////////////////////////////////
// Company: MIET
// Engineer: Solodovnikov Andrei
// Module Name: tb_timer
// Project Name: RISCV_practicum
// Target Devices: Nexys A7-100T
// Description: tb for timer
//
//////////////////////////////////////////////////////////////////////////////////
module tb_timer();
logic clk_i;