Перевод Verilog-кода на SystemVerilog

Other/vector_abs/half_divider.sv

@@ -0,0 +1,8 @@
+module half_divider(
+  input  logic [31:0] numerator,
+  output logic [31:0] quotient
+);
+
+  assign quotient = numerator << 1'b1;
+
+endmodule