mirror of
https://github.com/MPSU/APS.git
synced 2025-09-15 17:20:10 +00:00
8 lines
138 B
Systemverilog
8 lines
138 B
Systemverilog
module half_divider(
|
|
input logic [31:0] numerator,
|
|
output logic [31:0] quotient
|
|
);
|
|
|
|
assign quotient = numerator << 1'b1;
|
|
|
|
endmodule |