mirror of
https://github.com/MPSU/APS.git
synced 2025-09-16 09:40:10 +00:00
5 lines
38 B
Systemverilog
5 lines
38 B
Systemverilog
module uart_tx_sb_ctrl();
|
|
|
|
|
|
endmodule
|