Files
APS/.pic/Basic Verilog structures/assignments/fig_07.png