Files
APS/.pic/Basic Verilog structures/assignments/fig_06.png