A-re-s
|
3feb6a8df0
|
fix lectures typos (#138)
* Update 06. RISC-V architecture.md
* Update 02. Instruments.md
* Update 03. Digital arithmetics.md
* Update 04. Operations units.md
* Update 05. Sequencial logic.md
* Update 07. RISC-V programming.md
* Update 08. Singlecycle processor.md
* Update 09. Multicycle processor.md
* Update 10. Pipeline processor.md
* Update 11. Pipeline hazards.md
* Update Lectures/02. Instruments.md
* Update Lectures/04. Operations units.md
---------
Co-authored-by: Andrei Solodovnikov <VoultBoy@yandex.ru>
|
2025-06-22 22:59:23 +03:00 |
|
