MPSU/APS
1
0
Fork 0
mirror of https://github.com/MPSU/APS.git synced 2025-09-16 01:30:10 +00:00
Code Issues Packages Projects Releases Wiki Activity

Завершение работы над пакетами

Browse Source
This commit is contained in:
Andrei Solodovnikov
2023-10-07 12:11:27 +03:00
parent bff1cfa565
commit f3500aeb36
4 changed files with 74 additions and 39 deletions
Download Patch File Download Diff File Expand all files Collapse all files

106
Labs/05. Main decoder/riscv_pkg.sv
View File

@@ -1,44 +1,80 @@
package riscv_pkg;
import alu_opcodes_pkg::*;
export alu_opcodes_pkg::*;
import csr_pkg::*;
export csr_pkg::*;
// opcodes
localparam LOAD_OPCODE = 5'b00_000;
localparam MISC_MEM_OPCODE = 5'b00_011;
localparam OP_IMM_OPCODE = 5'b00_100;
localparam AUIPC_OPCODE = 5'b00_101;
localparam STORE_OPCODE = 5'b01_000;
localparam OP_OPCODE = 5'b01_100;
localparam LUI_OPCODE = 5'b01_101;
localparam BRANCH_OPCODE = 5'b11_000;
localparam JALR_OPCODE = 5'b11_001;
localparam JAL_OPCODE = 5'b11_011;
localparam SYSTEM_OPCODE = 5'b11_100;
// dmem type load store
localparam LDST_B = 3'b000;
localparam LDST_H = 3'b001;
localparam LDST_W = 3'b010;
localparam LDST_BU = 3'b100;
localparam LDST_HU = 3'b101;
// opcodes
localparam LOAD_OPCODE = 5'b00_000;
localparam MISC_MEM_OPCODE = 5'b00_011;
localparam OP_IMM_OPCODE = 5'b00_100;
localparam AUIPC_OPCODE = 5'b00_101;
localparam STORE_OPCODE = 5'b01_000;
localparam OP_OPCODE = 5'b01_100;
localparam LUI_OPCODE = 5'b01_101;
localparam BRANCH_OPCODE = 5'b11_000;
localparam JALR_OPCODE = 5'b11_001;
localparam JAL_OPCODE = 5'b11_011;
localparam SYSTEM_OPCODE = 5'b11_100;
// operand a selection
localparam OP_A_RS1 = 2'b00;
localparam OP_A_CURR_PC = 2'b01;
localparam OP_A_ZERO = 2'b10;
// dmem type load store
localparam LDST_B = 3'b000;
localparam LDST_H = 3'b001;
localparam LDST_W = 3'b010;
localparam LDST_BU = 3'b100;
localparam LDST_HU = 3'b101;
// operand b selection
localparam OP_B_RS2 = 3'b000;
localparam OP_B_IMM_I = 3'b001;
localparam OP_B_IMM_U = 3'b010;
localparam OP_B_IMM_S = 3'b011;
localparam OP_B_INCR = 3'b100;
// operand a selection
localparam OP_A_RS1 = 2'b00;
localparam OP_A_CURR_PC = 2'b01;
localparam OP_A_ZERO = 2'b10;
// writeback source selection
localparam WB_EX_RESULT = 2'd0;
localparam WB_LSU_DATA = 2'd1;
localparam WB_CSR_DATA = 2'd2;
// operand b selection
localparam OP_B_RS2 = 3'b000;
localparam OP_B_IMM_I = 3'b001;
localparam OP_B_IMM_U = 3'b010;
localparam OP_B_IMM_S = 3'b011;
localparam OP_B_INCR = 3'b100;
endpackage
// writeback source selection
localparam WB_EX_RESULT = 2'd0;
localparam WB_LSU_DATA = 2'd1;
localparam WB_CSR_DATA = 2'd2;
/*
Hack that makes nested opcodes be
visible with just one import of
riscv_pkg
*/
export alu_opcodes_pkg::ALU_OP_WIDTH;
export alu_opcodes_pkg::ALU_ADD;
export alu_opcodes_pkg::ALU_SUB;
export alu_opcodes_pkg::ALU_XOR;
export alu_opcodes_pkg::ALU_OR;
export alu_opcodes_pkg::ALU_AND;
export alu_opcodes_pkg::ALU_SRA;
export alu_opcodes_pkg::ALU_SRL;
export alu_opcodes_pkg::ALU_SLL;
export alu_opcodes_pkg::ALU_LTS;
export alu_opcodes_pkg::ALU_LTU;
export alu_opcodes_pkg::ALU_GES;
export alu_opcodes_pkg::ALU_GEU;
export alu_opcodes_pkg::ALU_EQ;
export alu_opcodes_pkg::ALU_NE;
export alu_opcodes_pkg::ALU_SLTS;
export alu_opcodes_pkg::ALU_SLTU;
export csr_pkg::CSR_RW;
export csr_pkg::CSR_RS;
export csr_pkg::CSR_RC;
export csr_pkg::CSR_RWI;
export csr_pkg::CSR_RSI;
export csr_pkg::CSR_RCI;
export csr_pkg::MIE_ADDR;
export csr_pkg::MTVEC_ADDR;
export csr_pkg::MSCRATCH_ADDR;
export csr_pkg::MEPC_ADDR;
export csr_pkg::MCAUSE_ADDR;
endpackage