mirror of
https://github.com/MPSU/APS.git
synced 2025-09-16 01:30:10 +00:00
Добавление готовых модулей
This commit is contained in:
11
Labs/Made-up modules/lab_01.fulladder32.sv
Normal file
11
Labs/Made-up modules/lab_01.fulladder32.sv
Normal file
@@ -0,0 +1,11 @@
|
||||
module fulladder32(
|
||||
input logic [31:0] a_i,
|
||||
input logic [31:0] b_i,
|
||||
input logic carry_i,
|
||||
output logic [31:0] sum_o,
|
||||
output logic carry_o
|
||||
);
|
||||
|
||||
assign {carry_o, sum_o} = a_i + b_i + carry_i;
|
||||
|
||||
endmodule
|
Reference in New Issue
Block a user