mirror of
https://github.com/MPSU/APS.git
synced 2025-09-15 17:20:10 +00:00
WIP: APS cumulative update (#98)
* WIP: APS cumulative update * Update How FPGA works.md * Перенос раздела "Последовательностная логика" в отдельный док * Исправление картинки * Исправление оформления индексов * Переработка раздела Vivado Basics * Добавление картинки в руководство по созданию проекта * Исправление ссылок в анализе rtl * Обновление изображения в sequential logic * Исправление ссылок в bug hunting * Исправление ссылок * Рефактор руководства по прошивке ПЛИС * Mass update * Update fig_10 * Restore fig_02
This commit is contained in:
Andrei Solodovnikov
committed by
GitHub
GitHub
parent
78bb01ef95
commit
a28002e681
148
Labs/16. Coremark/lab_16.tb_coremark.sv
Normal file
148
Labs/16. Coremark/lab_16.tb_coremark.sv
Normal file
@@ -0,0 +1,148 @@
|
||||
/* -----------------------------------------------------------------------------
|
||||
* Project Name : Architectures of Processor Systems (APS) lab work
|
||||
* Organization : National Research University of Electronic Technology (MIET)
|
||||
* Department : Institute of Microdevices and Control Systems
|
||||
* Author(s) : Andrei Solodovnikov
|
||||
* Email(s) : hepoh@org.miet.ru
|
||||
|
||||
See https://github.com/MPSU/APS/blob/master/LICENSE file for licensing details.
|
||||
* ------------------------------------------------------------------------------
|
||||
*/
|
||||
module lab_16_tb_coremark();
|
||||
|
||||
logic clk100mhz_i;
|
||||
logic aresetn_i;
|
||||
logic rx_i;
|
||||
logic tx_o;
|
||||
logic clk_i;
|
||||
logic rst_i;
|
||||
|
||||
assign aresetn_i = !rst_i;
|
||||
|
||||
logic rx_busy, rx_valid, tx_busy, tx_valid;
|
||||
logic [7:0] rx_data, tx_data;
|
||||
|
||||
always #50ns clk_i = !clk_i;
|
||||
always #5ns clk100mhz_i = !clk100mhz_i;
|
||||
|
||||
byte coremark_msg[103];
|
||||
integer coremark_cntr;
|
||||
|
||||
initial begin
|
||||
$timeformat(-9, 2, " ns", 3);
|
||||
clk100mhz_i = 0;
|
||||
clk_i = 0;
|
||||
rst_i <= 0;
|
||||
@(posedge clk_i);
|
||||
rst_i <= 1;
|
||||
repeat(2) @(posedge clk_i);
|
||||
rst_i <= 0;
|
||||
|
||||
dummy_programming();
|
||||
|
||||
coremark_cntr = 0;
|
||||
coremark_msg = {32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32};
|
||||
forever begin
|
||||
@(posedge clk_i);
|
||||
if(rx_valid) begin
|
||||
if((rx_data == 10) | (rx_data == 13)) begin
|
||||
$display("%s", coremark_msg);
|
||||
coremark_cntr = 0;
|
||||
coremark_msg = {32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32};
|
||||
end
|
||||
else begin
|
||||
coremark_msg[coremark_cntr] = rx_data;
|
||||
coremark_cntr++;
|
||||
end
|
||||
end
|
||||
end
|
||||
end
|
||||
|
||||
initial #500ms $finish();
|
||||
riscv_unit DUT(
|
||||
.clk_i (clk100mhz_i),
|
||||
.resetn_i (aresetn_i),
|
||||
.rx_i (rx_i),
|
||||
.tx_o (tx_o)
|
||||
);
|
||||
|
||||
uart_rx rx(
|
||||
.clk_i (clk_i ),
|
||||
.rst_i (rst_i ),
|
||||
.rx_i (tx_o ),
|
||||
.busy_o (rx_busy ),
|
||||
.baudrate_i (17'd115200 ),
|
||||
.parity_en_i(1'b1 ),
|
||||
.stopbit_i (1'b1 ),
|
||||
.rx_data_o (rx_data ),
|
||||
.rx_valid_o (rx_valid )
|
||||
);
|
||||
|
||||
uart_tx tx(
|
||||
.clk_i (clk_i ),
|
||||
.rst_i (rst_i ),
|
||||
.tx_o (rx_i ),
|
||||
.busy_o (tx_busy ),
|
||||
.baudrate_i (17'd115200 ),
|
||||
.parity_en_i(1'b1 ),
|
||||
.stopbit_i (1'b1 ),
|
||||
.tx_data_i (tx_data ),
|
||||
.tx_valid_i (tx_valid )
|
||||
);
|
||||
|
||||
task send_data(input byte mem[$]);
|
||||
for(int i = mem.size()-1; i >=0; i--) begin
|
||||
tx_data = mem[i];
|
||||
tx_valid = 1'b1;
|
||||
@(posedge clk_i);
|
||||
tx_valid = 1'b0;
|
||||
@(posedge clk_i);
|
||||
while(tx_busy) @(posedge clk_i);
|
||||
end
|
||||
endtask
|
||||
|
||||
task rcv_data(input int size);
|
||||
byte str[57];
|
||||
logic [3:0][7:0] size_val;
|
||||
for(int i = 0; i < size; i++) begin
|
||||
@(posedge clk_i);
|
||||
while(!rx_valid)@(posedge clk_i);
|
||||
str[i] = rx_data;
|
||||
size_val[3-i] = rx_data;
|
||||
end
|
||||
if(size!=4)$display("%s", str);
|
||||
else $display("%d", size_val);
|
||||
wait(tx_o);
|
||||
endtask
|
||||
|
||||
task program_region(input byte mem[$], input logic [3:0][7:0] start_addr);
|
||||
byte str [4];
|
||||
logic [3:0][7:0] size;
|
||||
size = mem.size();
|
||||
if(start_addr) begin
|
||||
str = {start_addr[0],start_addr[1],start_addr[2],start_addr[3]};
|
||||
send_data(str);
|
||||
end
|
||||
rcv_data(40);
|
||||
str = {size[0],size[1],size[2],size[3]};
|
||||
send_data(str);
|
||||
rcv_data(4);
|
||||
send_data(mem);
|
||||
rcv_data(57);
|
||||
|
||||
endtask
|
||||
|
||||
task finish_programming();
|
||||
send_data({8'd0, 8'd0, 8'd0, 8'd0});
|
||||
endtask
|
||||
|
||||
task dummy_programming();
|
||||
byte str [4] = {8'd0, 8'd0, 8'd0, 8'd0};
|
||||
rcv_data(40);
|
||||
send_data(str);
|
||||
rcv_data(4);
|
||||
rcv_data(57);
|
||||
send_data(str);
|
||||
endtask
|
||||
|
||||
endmodule
|
||||
Reference in New Issue
Block a user