diff --git a/.pic/Basic Verilog structures/modules/fig_10.drawio.svg b/.pic/Basic Verilog structures/modules/fig_10.drawio.svg
index 1569db8..cc00a65 100644
--- a/.pic/Basic Verilog structures/modules/fig_10.drawio.svg
+++ b/.pic/Basic Verilog structures/modules/fig_10.drawio.svg
@@ -1,299 +1,4 @@
-
\ No newline at end of file
+
+
+
+
\ No newline at end of file