diff --git a/.pic/Basic Verilog structures/registers/fig_01.drawio.svg b/.pic/Basic Verilog structures/registers/fig_01.drawio.svg
index 18c3bb0..623d50a 100644
--- a/.pic/Basic Verilog structures/registers/fig_01.drawio.svg
+++ b/.pic/Basic Verilog structures/registers/fig_01.drawio.svg
@@ -1,70 +1,4 @@
-
\ No newline at end of file
+
+
+
+
\ No newline at end of file
diff --git a/.pic/Basic Verilog structures/registers/fig_02.drawio.svg b/.pic/Basic Verilog structures/registers/fig_02.drawio.svg
index 5cbeb87..0a53de5 100644
--- a/.pic/Basic Verilog structures/registers/fig_02.drawio.svg
+++ b/.pic/Basic Verilog structures/registers/fig_02.drawio.svg
@@ -1,90 +1,4 @@
-
\ No newline at end of file
+
+
+
+
\ No newline at end of file
diff --git a/.pic/Basic Verilog structures/registers/fig_03.drawio.svg b/.pic/Basic Verilog structures/registers/fig_03.drawio.svg
index 65dbc3c..6a4bbe2 100644
--- a/.pic/Basic Verilog structures/registers/fig_03.drawio.svg
+++ b/.pic/Basic Verilog structures/registers/fig_03.drawio.svg
@@ -1,141 +1,4 @@
-
\ No newline at end of file
+
+
+
+
\ No newline at end of file
diff --git a/.pic/Basic Verilog structures/registers/fig_04.drawio.svg b/.pic/Basic Verilog structures/registers/fig_04.drawio.svg
index 0451c55..a5a3585 100644
--- a/.pic/Basic Verilog structures/registers/fig_04.drawio.svg
+++ b/.pic/Basic Verilog structures/registers/fig_04.drawio.svg
@@ -1,122 +1,4 @@
-
\ No newline at end of file
+
+
+
+
\ No newline at end of file
diff --git a/.pic/Basic Verilog structures/registers/fig_05.drawio.svg b/.pic/Basic Verilog structures/registers/fig_05.drawio.svg
index 7e6d9aa..ecee04a 100644
--- a/.pic/Basic Verilog structures/registers/fig_05.drawio.svg
+++ b/.pic/Basic Verilog structures/registers/fig_05.drawio.svg
@@ -1,172 +1,4 @@
-
\ No newline at end of file
+
+
+
+
\ No newline at end of file
diff --git a/.pic/Basic Verilog structures/registers/fig_06.drawio.svg b/.pic/Basic Verilog structures/registers/fig_06.drawio.svg
index d84ce33..3c2ccbd 100644
--- a/.pic/Basic Verilog structures/registers/fig_06.drawio.svg
+++ b/.pic/Basic Verilog structures/registers/fig_06.drawio.svg
@@ -1,175 +1,4 @@
-
\ No newline at end of file
+
+
+
+
\ No newline at end of file
diff --git a/.pic/Basic Verilog structures/registers/fig_07.drawio.svg b/.pic/Basic Verilog structures/registers/fig_07.drawio.svg
index 6eff437..ccc95eb 100644
--- a/.pic/Basic Verilog structures/registers/fig_07.drawio.svg
+++ b/.pic/Basic Verilog structures/registers/fig_07.drawio.svg
@@ -1,182 +1,4 @@
-
\ No newline at end of file
+
+
+
+
\ No newline at end of file